Template No. CEMILAC_SYSGP_CFDR_04 CONSOLIDATED FIRMWARE DESIGN RECORD for <LRU/SYSTEM Name> for <Platform Name>

Issue/Rev No: 01/00 Date of Release: 8 Feb 2025

	Document No.						
		~00V\/	lecuo				
<design< td=""><td>Rev No</td><td><00/2/</td><td>Date ·</td><td></td><td></td></design<>	Rev No	<00/2/	Date ·				
AGENCY	Nev 140		No. of				
	Copy No. :	01 of N	Pages :		< total no .of pages >		
LUGUZ	Document	□ Secret			Confidential		
	Classification :	□ Restricted			□ Unrestricted		
Title:			Pro	Project/System :			
				< Project/System Name>			
CONSOL	IDATED FIRMWA	RE DESIGN		LBU/Syctom Part No			
	RECORD			LRU/System Part No.			
	for		<n< td=""><td colspan="4"><no.></no.></td></n<>	<no.></no.>			
_	101		Cri	Critical Level			
<lru name="" system="">for <platform name=""></platform></lru>			<a< td=""><td colspan="4"></td></a<>				
	Name & Designation			Signature			
Prepared By	d By <pre></pre>						
	<project leader="" na<="" td=""><td>me>, <designation< td=""><td>on></td><td></td><td></td></designation<></td></project>	me>, <designation< td=""><td>on></td><td></td><td></td></designation<>	on>				
Reviewed By	<agency name=""></agency>	Agency Name>					
	AWG/QA HOD Nat	VG/QA HOD Name>, <designation> ency Name></designation>					
	<agency name=""></agency>						
	<project leader="" name="">,</project>	ject Leader Name>, <designation></designation>					
Approved By	<design agency=""></design>	ign Agency>					
	<pre><officer_name>, <desig< pre=""></desig<></officer_name></pre>	er_Name>, <designation></designation>					
	RCMA <name></name>						
	<design f<="" td=""><td>irm Name & Ad</td><td>dress></td><td></td><td></td></design>	irm Name & Ad	dress>				

Prepared By	Checked By	Approved By	Doc No. <document number<="" th=""></document>			
			Issue	Revision	Date	
				Page	No: 2 of 4	

Disclaimer:

This document is a guidance document. Applicable section / table rows may be considered. Any additional details may be added. Any not applicable section/ table rows may be deleted. The template is very general and vary with process to process followed by Development Agency. The document may be fine-tuned with the TAA for finalization.

Prepared By	Checked By	Approved By	Doc No. <document number<="" th=""></document>				
			Issue	Revision	Date		
				Page	No: 3 of 4		

Contents

- 1. Introduction to the system
 - a. Context diagram with overall system, LRU and FPGAs
 - b. FPGA, make, type, Operating frequency, development environment, implementation language, verification tools
- 2. Requirements for FPGA implementation
 - a. Coding/ design standards
 - b. Interfaces and protocols to external devices with timing constraints
 - c. Interaction between multiple programmable devices
 - d. Functional requirements with modes of operation
 - e. Finite state machine
 - f. Failure detection and safety monitoring
- 3. Design details
 - a. IP cores, if any
 - b. Block diagrams
 - i. List of basic (leaf) blocks and their functions
 - ii. Component instantiations and wiring from basic blocks to top level
 - c. Pin details , with named signal mapping
 - d. Parameter definitions
 - e. Clock and Reset configuration
 - f. Memory mapping
 - g. Timing diagrams
 - i. Synchronous and sequential processes
 - ii. Asynchronous and concurrent processes
- 4. Testing and verification
 - a. Statement/ block coverage
 - b. Requirement based testing at FPGA I/O level
 - c. Gate-level net-list inspection
 - d. Fault injection and corner case simulations
 - e. Automatic regression testing, if any
 - f. Worst and best case timing and clock skew analyses
 - g. HDL (Hardware Design schematic-list) Simulation checks
 - h. In circuit tests
- 5. Test sheet templates

Prepared By	Checked By	Approved By	Doc No. <document number<="" th=""></document>				
			Issue Revisio		ion	Date	
				1	Page	No: 4 of 4	